Pipelined RISC-V (RV32I) Processor Core
Designed and verified a 5-stage pipelined RISC-V (RV32I) processor core in Verilog HDL, featuring hazard detection, forwarding units, and instruction/data cache simulation.
- 5-stage pipelined execution path
- Hazard detection & forwarding logic
- Instruction & Data cache integration
